Novel Architecture of Smart Fft Processor: Formatted By: Kok Wai Chan - Rozita Teymourzadeh - Books - LAP LAMBERT Academic Publishing - 9783659611520 - September 23, 2014
In case cover and title do not match, the title is correct

Novel Architecture of Smart Fft Processor: Formatted By: Kok Wai Chan


Get an email once the item is available
Do you have a profile? Log in
Get notified about new Rozita Teymourzadeh releases
Add to your iMusic wish list

Not rated yet

Electrical motors are vital components of many industrial processes and their operation failure can lead to loss in production. Motors are found in many applications in industrial apparatus. Conditioned monitoring of the motor enables early detection of abnormalities; for proactive response maintenance procedures to avoid catastrophe. The diagnosis of motor faults improves the efficiency of industrial plants. Meanwhile the precise analysis and accurate measurement of harmonic provides a reliable scientific industrial application. Hence, the high performance DSP processor is the important method of electrical harmonic analysis. In this book, the effort was taken to implement a novel high-resolution single chip 1024-point FFT processor architecture for improvement of the harmonic measurement techniques. The book starts with design then followed by the simulation and its hardware implementation to demonstrate the benefit that is achieved by the proposed 1024-point FFT processor. Pipelining and parallel implementation were incorporated in order to enhance the performance.

Media Books     Paperback Book   (Book with soft cover and glued back)
Released September 23, 2014
ISBN13 9783659611520
Publishers LAP LAMBERT Academic Publishing
Pages 228
Dimensions 152 × 229 × 13 mm   ·   358 g
Language German