Design Methodology for Highly Reliable Digital Asic Designs: Applied to Network-centric System Middleware Switch Processor - Vladimir Petrovic - Books - LAP LAMBERT Academic Publishing - 9783659534157 - October 29, 2014
In case cover and title do not match, the title is correct

Design Methodology for Highly Reliable Digital Asic Designs: Applied to Network-centric System Middleware Switch Processor

Price
HK$ 512
excl. VAT

Ordered from remote warehouse

Expected to be ready for shipping Jul 2 - 8
Add to your iMusic wish list

In spite of the huge research efforts and respectable scientific achievements, there are still challenges regarding the use of commercial ASIC technologies in space and safety-critical applications. The most important challenges are: 1. Radiation-hardened technologies are expensive (qualification and quality requirements are severe) and commercially not attractive (small volume production). 2. There is no standard integrated framework of circuit design techniques that provides simultaneous SEU, SET, and SEL fault-tolerance. 3. There is no standard design automation flow for fault-tolerant digital ASICs and SOCs. This book presents a design methodology for fault-tolerant ASIC that is based on redundant circuits with latchup protection and additional implementation steps during logic synthesis and layout generation. The proposed design approach provides the ASICs immune to the upsets, transients, and latchup faults by combining and integrating different fault-tolerant techniques in a carefully designed procedure.

Media Books     Paperback Book   (Book with soft cover and glued back)
Released October 29, 2014
ISBN13 9783659534157
Publishers LAP LAMBERT Academic Publishing
Pages 252
Dimensions 14 × 150 × 220 mm   ·   393 g
Language German  

More by Vladimir Petrovic

Show all