Tell your friends about this item:
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features Chris Spear 3rd ed. 2012 edition
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
Chris Spear
Based on the highly successful second edition, this extended edition of SystemVerilog for Verification: A Guide to Learning the Testbench Language Features teaches all verification features of the SystemVerilog language, providing hundreds of examples to clearly explain the concepts and basic fundamentals.
508 pages, black & white illustrations
| Media | Books Hardcover Book (Book with hard spine and cover) |
| Released | February 14, 2012 |
| ISBN13 | 9781461407140 |
| Publishers | Springer-Verlag New York Inc. |
| Pages | 464 |
| Dimensions | 167 × 241 × 34 mm · 908 g |
| Language | English |