Tell your friends about this item:
Verilog HDL Design Examples Cavanagh, Joseph (Santa Clara University, California, USA) 1st edition
Do you have a profile? Log in
Get notified about new Cavanagh, Joseph (Santa Clara University, California, USA) releases
Our customers say:
Add to your iMusic wish list
Also available as:
Verilog HDL Design Examples
Cavanagh, Joseph (Santa Clara University, California, USA)
The book presents the Verilog language with a variety of examples to provide a firm foundation in the design of the digital system using Verilog HDL. It places emphasis on the detailed design of various Verilog projects that include the design module, test bench module, and outputs from the simulator illustrating the design's functional operation.
655 pages, 698 Line drawings, black and white; 34 Tables, black and white
| Media | Books Hardcover Book (Book with hard spine and cover) |
| Released | October 13, 2017 |
| ISBN13 | 9781138099951 |
| Publishers | Taylor & Francis Ltd |
| Pages | 674 |
| Dimensions | 260 × 184 × 44 mm · 1.40 kg |
| Language | English |
