Formal Semantics and Proof Techniques for Optimizing VHDL Models - Kothanda Umamageswaran - Books - Springer-Verlag New York Inc. - 9781461373315 - October 26, 2012
In case cover and title do not match, the title is correct

Kothanda Umamageswaran
Formal Semantics and Proof Techniques for Optimizing VHDL Models Softcover reprint of the original 1st ed. 1999 edition

Price
HK$ 842
excl. VAT

Ordered from remote warehouse

Expected to be ready for shipping Jun 11 - 17

Our customers say:

14-day return policy in accordance with European consumer protection law
Top ranking on Trustpilot
Add to your iMusic wish list

Also available as:

a

158 pages, biography

Media Books     Paperback Book   (Book with soft cover and glued back)
Released October 26, 2012
Original release date 1998
ISBN13 9781461373315
Publishers Springer-Verlag New York Inc.
Pages 158
Dimensions 155 × 235 × 9 mm   ·   267 g
Language English  

Mere med samme udgiver

See all of Kothanda Umamageswaran ( e.g. Hardcover Book and Paperback Book )