Tell your friends about this item:
Verilog HDL Design Examples Cavanagh, Joseph (Santa Clara University, California, USA) 1st edition
Price
HK$ 838
excl. VAT
Ordered from remote warehouse
Expected to be ready for shipping Aug 5 - 17
Get notified about new Cavanagh, Joseph (Santa Clara University, California, USA) releases
Our customers say:
Add to your iMusic wish list
Verilog HDL Design Examples
Cavanagh, Joseph (Santa Clara University, California, USA)
The book presents the Verilog language with a variety of examples to provide a firm foundation in the design of the digital system using Verilog HDL. It places emphasis on the detailed design of various Verilog projects that include the design module, test bench module, and outputs from the simulator illustrating th
655 pages
| Media | Books Paperback Book (Book with soft cover and glued back) |
| Released | March 31, 2021 |
| ISBN13 | 9780367778811 |
| Publishers | Taylor & Francis Ltd |
| Pages | 655 |
| Dimensions | 150 × 220 × 10 mm · 940 g |
| Language | English |
